

DEVICE SPECIFICATIONS

NI 6254

M Series Data Acquisition: 32 AI, 1.25 MS/s, 48 DIO

The following specifications are typical at 25 °C, unless otherwise noted. For more information about the NI 6254, refer to the *M Series User Manual* available at ni.com/manuals.

Analog Input

Number of channels	16 differential or 32 single ended
ADC resolution	16 bits
DNL	No missing codes guaranteed
INL	Refer to the <i>AI Absolute Accuracy</i> section
Sample rate	
Single channel maximum	1.25 MS/s
Multichannel maximum (aggregate)	1.00 MS/s
Minimum	No minimum
Timing resolution	50 ns
Timing accuracy	50 ppm of sample rate
Input coupling	DC
Input range	± 0.1 V, ± 0.2 V, ± 0.5 V, ± 1 V, ± 2 V, ± 5 V, ± 10 V
Maximum working voltage for analog inputs (signal + common mode)	± 11 V of AI GND
CMRR (DC to 60 Hz)	100 dB
Input impedance	
Device on	
AI+ to AI GND	>10 G Ω in parallel with 100 pF
AI- to AI GND	>10 G Ω in parallel with 100 pF

Device off	
AI+ to AI GND	820 Ω
AI- to AI GND	820 Ω
Input bias current	± 100 pA
Crosstalk (at 100 kHz)	
Adjacent channels	-75 dB
Non-adjacent channels	-95 dB
Small signal bandwidth (-3 dB)	1.7 MHz
Input FIFO size	4,095 samples
Scan list memory	4,095 entries
Data transfers	DMA (scatter-gather), interrupts, programmed I/O
Overvoltage protection for all analog input and sense channels	
Device on	± 25 V for up to four AI pins
Device off	± 15 V for up to four AI pins
Input current during overvoltage condition	± 20 mA maximum/AI pin

Settling Time for Multichannel Measurements

Table 1. Settling Time for Multichannel Measurements

Range	± 60 ppm of Step (± 4 LSB for Full-Scale Step)	± 15 ppm of Step (± 1 LSB for Full-Scale Step)
± 1 V, ± 2 V, ± 5 V, ± 10 V	1 μ s	1.5 μ s
± 0.5 V	1.5 μ s	2 μ s
± 0.1 V, ± 0.2 V	2 μ s	8 μ s

Typical Performance Graphs

Figure 1. Settling Error versus Time for Different Source Impedances




Figure 2. AI Small Signal Bandwidth





Figure 3. AI CMRR



AI Absolute Accuracy



Note Accuracies listed are valid for up to two years from the device external calibration.

Table 2. AI Absolute Accuracy

Nominal Range Positive Full Scale	Nominal Range Negative Full Scale	Residual Gain Error (ppm of Reading)	Residual Offset Error (ppm of Range)	Offset Tempco (ppm of Range/°C)	Random Noise, σ (μ Vrms)	Absolute Accuracy at Full Scale (μ V)	Sensitivity (μ V)
10	-10	60	20	21	280	1,920	112.0
5	-5	70	20	21	140	1,010	56.0
2	-2	70	20	24	57	410	22.8
1	-1	80	20	27	32	220	12.8
0.5	-0.5	90	40	34	21	130	8.4
0.2	-0.2	130	80	55	16	74	6.4
0.1	-0.1	150	150	90	15	52	6.0



Note Sensitivity is the smallest voltage change that can be detected. It is a function of noise.

Gain tempco	13 ppm/°C
Reference tempco	1 ppm/°C
INL error	60 ppm of range

AI Absolute Accuracy Equation

$$\text{AbsoluteAccuracy} = \text{Reading} \cdot (\text{GainError}) + \text{Range} \cdot (\text{OffsetError}) + \text{NoiseUncertainty}$$

$$\text{GainError} = \text{ResidualAIGainError} + \text{GainTempco} \cdot (\text{TempChangeFromLastInternalCal}) + \text{ReferenceTempco} \cdot (\text{TempChangeFromLastExternalCal})$$

$$\text{OffsetError} = \text{ResidualAIOffsetError} + \text{OffsetTempco} \cdot (\text{TempChangeFromLastInternalCal}) + \text{INLError}$$

$$\text{NoiseUncertainty} = \frac{\text{Random Noise} \cdot 3}{\sqrt{100}} \text{ for a coverage factor of } 3 \sigma \text{ and averaging } 100 \text{ points.}$$

AI Absolute Accuracy Example

Absolute accuracy at full scale on the analog input channels is determined using the following assumptions:

- TempChangeFromLastExternalCal = 10 °C
- TempChangeFromLastInternalCal = 1 °C
- number_of_readings = 100
- CoverageFactor = 3 σ

For example, on the 10 V range, the absolute accuracy at full scale is as follows:

$$\text{GainError} = 60 \text{ ppm} + 13 \text{ ppm} \cdot 1 + 1 \text{ ppm} \cdot 10 = 83 \text{ ppm}$$

$$\text{OffsetError} = 20 \text{ ppm} + 21 \text{ ppm} \cdot 1 + 60 \text{ ppm} = 101 \text{ ppm}$$

$$\text{NoiseUncertainty} = \frac{280 \mu\text{V} \cdot 3}{\sqrt{100}} = 84 \mu\text{V}$$

$$\text{AbsoluteAccuracy} = 10 \text{ V} \cdot (\text{GainError}) + 10 \text{ V} \cdot (\text{OffsetError}) + \text{NoiseUncertainty} = 1,920 \mu\text{V}$$

Analog Triggers

Number of triggers	1
Source	AI <0..31>, APFI <0, 1>
Functions	Start Trigger, Reference Trigger, Pause Trigger, Sample Clock, Convert Clock, Sample Clock Timebase

Source level	
AI <0..31>	±Full scale
APFI <0, 1>	±10 V
Resolution	10 bits, 1 in 1,024
Modes	Analog edge triggering, analog edge triggering with hysteresis, and analog window triggering
Bandwidth (-3 dB)	
AI <0..31>	3.4 MHz
APFI <0, 1>	3.9 MHz
Accuracy	±1%
APFI <0, 1> characteristics	
Input impedance	10 kΩ
Coupling	DC
Protection, power on	±30 V
Protection, power off	±15 V

Digital I/O/PFI

Static Characteristics

Number of channels	48 total, 32 (P0.<0..31>), 16 (PFI <0..7>/P1, PFI <8..15>/P2)
Ground reference	D GND
Direction control	Each terminal individually programmable as input or output
Pull-down resistor	50 kΩ typical, 20 kΩ minimum
Input voltage protection	±20 V on up to two pins ¹

Waveform Characteristics (Port 0 Only)

Terminals used	Port 0 (P0.<0..31>)
Port/sample size	Up to 32 bits
Waveform generation (DO) FIFO	2,047 samples
Waveform acquisition (DI) FIFO	2,047 samples

¹ Stresses beyond those listed under *Input voltage protection* may cause permanent damage to the device.

DI Sample Clock frequency	0 MHz to 10 MHz, system and bus activity dependent
DO Sample Clock frequency	
Regenerate from FIFO	0 MHz to 10 MHz
Streaming from memory	0 MHz to 10 MHz, system and bus activity dependent
Data transfers	DMA (scatter-gather), interrupts, programmed I/O
DI or DO Sample Clock source ²	Any PFI, RTSI, AI Sample or Convert Clock, Ctr <i>n</i> Internal Output, and many other signals

PFI/Port 1/Port 2 Functionality

Functionality	Static digital input, static digital output, timing input, timing output
Timing output sources	Many AI, counter, DI, DO timing signals
Debounce filter settings	125 ns, 6.425 μ s, 2.56 ms, disable; high and low transitions; selectable per input

Recommended Operating Conditions

Level	Minimum	Maximum
Input high voltage (V_{IH})	2.2 V	5.25 V
Input low voltage (V_{IL})	0 V	0.8 V
Output high current (I_{OH}) P0.<0..31>	—	-24 mA
Output high current (I_{OH}) PFI <0..15>/P1/P2	—	-16 mA
Output low current (I_{OL}) P0.<0..31>	—	24 mA
Output low current (I_{OL}) PFI <0..15>/P1/P2	—	16 mA

Electrical Characteristics

Level	Minimum	Maximum
Positive-going threshold (V_{T+})	—	2.2 V
Negative-going threshold (V_{T-})	0.8 V	—

² The digital subsystem does not have its own dedicated internal timing engine. Therefore, a sample clock must be provided from another subsystem on the device or an external source.

Level	Minimum	Maximum
Delta VT hysteresis (VT+ - VT-)	0.2 V	—
I _{IL} input low current (V _{in} = 0 V)	—	-10 μA
I _{IH} input high current (V _{in} = 5 V)	—	250 μA

Digital I/O Characteristics

Figure 4. P0.<0..31>: I_{oh} versus V_{oh}




Figure 5. PFI <0..15>/P1/P2: I_{oh} versus V_{oh}




Figure 6. P0.<0..31>: I_{ol} versus V_{ol}





Figure 7. PFI <0..15>/P1/P2: I_{ol} versus V_{ol}



General-Purpose Counters/Timers

Number of counter/timers	2
Resolution	32 bits
Counter measurements	Edge counting, pulse, semi-period, period, two-edge separation
Position measurements	X1, X2, X4 quadrature encoding with Channel Z reloading; two-pulse encoding
Output applications	Pulse, pulse train with dynamic updates, frequency division, equivalent time sampling

Internal base clocks	80 MHz, 20 MHz, 0.1 MHz
External base clock frequency	0 MHz to 20 MHz
Base clock accuracy	50 ppm
Inputs	Gate, Source, HW_Arm, Aux, A, B, Z, Up_Down
Routing options for inputs	Any PFI, RTSI, PXI_TRIG, PXI_STAR, analog trigger, many internal signals
FIFO	2 samples
Data transfers	Dedicated scatter-gather DMA controller for each counter/timer; interrupts; programmed I/O

Frequency Generator

Number of channels	1
Base clocks	10 MHz, 100 kHz
Divisors	1 to 16
Base clock accuracy	50 ppm

Output can be available on any output PFI or RTSI terminal.

Phase-Locked Loop (PLL)

Number of PLLs	1
Reference signal	PXI_STAR, PXI_CLK10, RTSI <0..7>
Output of PLL	80 MHz Timebase; other signals derived from 80 MHz Timebase including 20 MHz and 100 kHz Timebases

External Digital Triggers

Source	Any PFI, RTSI, PXI_TRIG, PXI_STAR
Polarity	Software-selectable for most signals
Analog input function	Start Trigger, Reference Trigger, Pause Trigger, Sample Clock, Convert Clock, Sample Clock Timebase

Counter/timer function	Gate, Source, HW_Arm, Aux, A, B, Z, Up_Down
Digital waveform generation (DO) function	Sample Clock
Digital waveform acquisition (DI) function	Sample Clock

Device-to-Device Trigger Bus

PCI	RTSI <0..7> ³
PXI	PXI_TRIG <0..7>, PXI_STAR
Output selections	10 MHz Clock, frequency generator output, many internal signals
Debounce filter settings	125 ns, 6.425 μs, 2.56 ms, disable; high and low transitions; selectable per input

Bus Interface

PCI/PXI	3.3 V or 5 V signal environment
DMA channels	6, can be used for analog input, digital input, digital output, counter/timer 0, counter/timer 1

The PXI device supports one of the following features:

- May be installed in PXI Express hybrid slots
- Or, may be used to control SCXI in PXI/SCXI combo chassis

Table 3. PXI/SCXI Combo and PXI Express Chassis Compatibility

M Series Part Number	SCXI Control in PXI/SCXI Combo Chassis	PXI Express Hybrid Slot Compatible
191325D-02/191325E-03L	No	Yes
191325C-0x/191325B-0x	Yes	No

³ In other sections of this document, RTSI refers to RTSI <0..7> for the PCI devices or PXI_TRIG <0..7> for PXI devices.

Power Requirements

Current draw from bus during no-load condition⁴

+5 V	0.03 A
+3.3 V	0.725 A
+12 V	0.35 A

Current draw from bus during AI overvoltage condition⁴

+5 V	0.03 A
+3.3 V	1.2 A
+12 V	0.38 A

Current Limits



Caution Exceeding the current limits may cause unpredictable behavior by the device and/or PC/chassis.

PCI

+5 V terminal (connector 0)	1 A maximum ⁵
+5 V terminal (connector 1)	1 A maximum ⁵

PXI

+5 V terminal (connector 0)	1 A maximum ⁵
+5 V terminal (connector 1)	1 A maximum ⁵
P0/PFI/P1/P2 and +5 V terminals combined	2 A maximum

Physical Characteristics

Dimensions

PCI printed circuit board	10.6 cm × 15.5 cm (4.2 in. × 6.1 in.)
PXI printed circuit board	Standard 3U PXI

⁴ Does not include P0/PFI/P1/P2 and +5 V terminals.

⁵ Older revisions have a self-resetting fuse that opens when current exceeds this specification. Newer revisions have a traditional fuse that opens when current exceeds this specification. This fuse is not customer-replaceable; if the fuse permanently opens, return the device to NI for repair.

Weight

PCI	152 g (5.3 oz)
PXI	222 g (7.8 oz)
I/O connectors	2 68-pin VHDCI

Calibration

Recommended warm-up time	15 minutes
Calibration interval	2 years

Maximum Working Voltage

Maximum working voltage refers to the signal voltage plus the common-mode voltage.

Channel-to-earth	11 V, Measurement Category I
------------------	------------------------------

Measurement Category I is for measurements performed on circuits not directly connected to the electrical distribution system referred to as MAINS voltage. MAINS is a hazardous live electrical supply system that powers equipment. This category is for measurements of voltages from specially protected secondary circuits. Such voltage measurements include signal levels, special equipment, limited-energy parts of equipment, circuits powered by regulated low-voltage sources, and electronics.



Caution Do not use for measurements within Categories II, III, or IV.



Note Measurement Categories CAT I and CAT O (Other) are equivalent. These test and measurement circuits are not intended for direct connection to the MAINS building installations of Measurement Categories CAT II, CAT III, or CAT IV.

Environmental

Operating temperature	0 °C to 55 °C
Storage temperature	-20 °C to 70 °C
Humidity	10% RH to 90% RH, noncondensing
Maximum altitude	2,000 m
Pollution Degree (indoor use only)	2

Indoor use only.

Safety

This product is designed to meet the requirements of the following electrical equipment safety standards for measurement, control, and laboratory use:

- IEC 61010-1, EN 61010-1
- UL 61010-1, CSA 61010-1



Note For UL and other safety certifications, refer to the product label or the [Online Product Certification](#) section.

Electromagnetic Compatibility

This product meets the requirements of the following EMC standards for electrical equipment for measurement, control, and laboratory use:

- EN 61326-1 (IEC 61326-1): Class A emissions; Basic immunity
- EN 55011 (CISPR 11): Group 1, Class A emissions
- EN 55022 (CISPR 22): Class A emissions
- EN 55024 (CISPR 24): Immunity
- AS/NZS CISPR 11: Group 1, Class A emissions
- AS/NZS CISPR 22: Class A emissions
- FCC 47 CFR Part 15B: Class A emissions
- ICES-001: Class A emissions



Note In the United States (per FCC 47 CFR), Class A equipment is intended for use in commercial, light-industrial, and heavy-industrial locations. In Europe, Canada, Australia and New Zealand (per CISPR 11) Class A equipment is intended for use only in heavy-industrial locations.



Note Group 1 equipment (per CISPR 11) is any industrial, scientific, or medical equipment that does not intentionally generate radio frequency energy for the treatment of material or inspection/analysis purposes.



Note For EMC declarations and certifications, and additional information, refer to the [Online Product Certification](#) section.

CE Compliance

This product meets the essential requirements of applicable European Directives, as follows:

- 2014/35/EU; Low-Voltage Directive (safety)
- 2014/30/EU; Electromagnetic Compatibility Directive (EMC)
- 2011/65/EU; Restriction of Hazardous Substances (RoHS)

Online Product Certification

Refer to the product Declaration of Conformity (DoC) for additional regulatory compliance information. To obtain product certifications and the DoC for this product, visit ni.com/certification, search by model number or product line, and click the appropriate link in the Certification column.

Environmental Management

NI is committed to designing and manufacturing products in an environmentally responsible manner. NI recognizes that eliminating certain hazardous substances from our products is beneficial to the environment and to NI customers.

For additional environmental information, refer to the *Minimize Our Environmental Impact* web page at ni.com/environment. This page contains the environmental regulations and directives with which NI complies, as well as other environmental information not included in this document.

Waste Electrical and Electronic Equipment (WEEE)



EU Customers At the end of the product life cycle, all NI products must be disposed of according to local laws and regulations. For more information about how to recycle NI products in your region, visit ni.com/environment/weee.


电子信息产品污染控制管理办法（中国 RoHS）



中国客户 National Instruments 符合中国电子信息产品中限制使用某些有害物质指令 (RoHS)。关于 National Instruments 中国 RoHS 合规性信息，请登录 ni.com/environment/rohs_china。(For information about China RoHS compliance, go to ni.com/environment/rohs_china.)

Device Pinout

Figure 8. NI PCI/PXI-6254 Pinout



Refer to the *NI Trademarks and Logo Guidelines* at ni.com/trademarks for information on NI trademarks. Other product and company names mentioned herein are trademarks or trade names of their respective companies. For patents covering NI products/technology, refer to the appropriate location: **Help»Patents** in your software, the `patents.txt` file on your media, or the *National Instruments Patent Notice* at ni.com/patents. You can find information about end-user license agreements (EULAs) and third-party legal notices in the readme file for your NI product. Refer to the *Export Compliance Information* at ni.com/legal/export-compliance for the NI global trade compliance policy and how to obtain relevant HTS codes, ECCNs, and other import/export data. NI MAKES NO EXPRESS OR IMPLIED WARRANTIES AS TO THE ACCURACY OF THE INFORMATION CONTAINED HEREIN AND SHALL NOT BE LIABLE FOR ANY ERRORS. U.S. Government Customers: The data contained in this manual was developed at private expense and is subject to the applicable limited rights and restricted data rights as set forth in FAR 52.227-14, DFAR 252.227-7014, and DFAR 252.227-7015.