

---

# PXIe-5105

# Specifications

---



**dataTec**

Mess- und Prüftechnik. Die Experten.

**Ihr Ansprechpartner /  
Your Partner:**

**dataTec AG**  
E-Mail: [info@datatec.eu](mailto:info@datatec.eu)  
>>> [www.datatec.eu](http://www.datatec.eu)



Authorized  
Distributor

2025-04-11



# Contents

PXIe-5105 Specifications ..... 3

# PXIe-5105 Specifications

## Definitions

**Warranted** specifications describe the performance of a model under stated operating conditions and are covered by the model warranty. Warranted specifications account for measurement uncertainties, temperature drift, and aging. Warranted specifications are ensured by design or verified during production and calibration.

**Characteristics** describe values that are relevant to the use of the model under stated operating conditions but are not covered by the model warranty.

- **Typical** specifications describe the performance met by a majority of models.
- **Nominal** specifications describe an attribute that is based on design, conformance testing, or supplemental testing.
- **Measured** specifications describe the measured performance of a representative model.

Specifications are **Typical** unless otherwise noted.

## Conditions

Specifications are valid under the following conditions unless otherwise noted.

- All filter settings
- All impedance selections
- Sample clock set to 60 MS/s

Warranted specifications are valid under the following conditions unless otherwise noted.

- Temperature range of 0 °C to 55 °C
- The PXIe-5105 module is warmed up for 15 minutes at ambient temperature
- Calibration cycle is maintained
- The PXI Express chassis fan speed is set to HIGH, the foam fan filters are removed if

present, and the empty slots contain PXI chassis slot blockers and filler panels. For more information about cooling, refer to the **Maintain Forced-Air Cooling** *Note to Users* available at [ni.com/docs](https://ni.com/docs).

- External calibration is performed at 23 °C ± 3 °C

## PXIe-5105 Pinout

Use the pinout to connect to terminals on the PXIe-5105.

Figure 1. PXIe-5105 Connector Pinout




Table 1. Signal Descriptions

Signal Name	Description
CH 0 through CH 7	Analog input connection; digitizes data and triggers acquisitions.

Signal Name	Description
PFI 1	Multipurpose PFI line for trigger in/out, external clock in, reference clock in/out, and timebase out.

## Vertical

### Analog Input

Number of channels	Eight (simultaneously sampled)
Input type	Referenced single-ended
Connectors	SMB

### Impedance and Coupling

Input impedance		
50 $\Omega$	50 $\Omega \pm 2\%$	
1 M $\Omega$	1 M $\Omega \pm 1\%$ in parallel with a nominal capacitance of 50 pF	
Input coupling		AC <sup>1</sup> , DC

### Voltage Levels

Full-scale (FS) input range
-----------------------------

1. AC coupling available on 1 M $\Omega$  input only.

50 $\Omega$ and 1 M $\Omega$		0.05 V
		0.2 V
		1 V
		6 V
1 M $\Omega$ only		30 V
<b>Maximum input overload</b>		
50 $\Omega$	7 V <sub>rms</sub> with  Peaks  $\leq$ 10 V	
1 M $\Omega$	Peaks  $\leq$ 42 V	

## Accuracy

Resolution	12 bits
------------	---------

Table 2. DC Accuracy<sup>2</sup>

Input Impedance	Input Range (V <sub>pk-pk</sub> )	DC Accuracy, Warranted
50 $\Omega$	All	$\pm(1\% \times \textbf{Reading} + 0.25\% \text{ of FS} + 600 \mu\text{V})$
1 M $\Omega$	0.05 V	$\pm(1\% \times \textbf{Reading} + 0.25\% \text{ of FS} + 600 \mu\text{V})$
	0.2 V, 1 V, and 6 V	$\pm(0.65\% \times \textbf{Reading} + 0.25\% \text{ of FS} + 600 \mu\text{V})$
	30 V	$\pm(0.75\% \times \textbf{Reading} + 0.25\% \text{ of FS} + 600 \mu\text{V})$

2. Within  $\pm 5^\circ\text{C}$  of self-calibration temperature.

DC drift	$\pm(0.05\% \text{ of } \textbf{Reading} + 0.02\% \text{ of FS} + 20 \mu\text{V}) \text{ per } ^\circ\text{C}$
----------	--

Table 3. AC Amplitude Accuracy<sup>3</sup>

Input Impedance	Input Range (V <sub>pk-pk</sub> )	AC Amplitude Accuracy
50 $\Omega$	All	$\pm 0.1 \text{ dB } (\pm 1.2\%) \text{ of } \textbf{Reading}$
1 M $\Omega$	0.05 V	$\pm 0.2 \text{ dB } (\pm 2.3\%) \text{ of } \textbf{Reading}$
	0.2 V and 1 V	$\pm 0.13 \text{ dB } (\pm 1.5\%) \text{ of } \textbf{Reading}$
	6 V and 30 V	$\pm 0.4 \text{ dB } (\pm 4.7\%) \text{ of } \textbf{Reading}$

Table 4. Crosstalk<sup>4[4]</sup>

Input Impedance	Input Range (V <sub>pk-pk</sub> )	Crosstalk
50 $\Omega$	All	$\leq -80 \text{ dB at } 1 \text{ MHz}$
1 M $\Omega$	0.05 V	$\leq -75 \text{ dB at } 1 \text{ MHz}$
	0.2 V, 1 V, 6 V, and 30 V	$\leq -80 \text{ dB at } 1 \text{ MHz}$

## Bandwidth and Transient Response

Table 5. Bandwidth (-3 dB)


Input Impedance	Input Range (V <sub>pk-pk</sub> )	Bandwidth
50 $\Omega$	0.05 V	55 MHz
	0.2 V, 1 V, and 6 V	60 MHz
1 M $\Omega$	0.05 V	35 MHz
	0.2 V, 1 V, 6 V, and 30 V	60 MHz

Bandwidth-limiting filter	24 MHz anti-alias filter
---------------------------	--------------------------

- For a 50 kHz signal with amplitude 90% of full-scale input range measured within  $\pm 5^\circ\text{C}$  of self-calibration temperature.
- Measured from one channel to another channel, with same range settings on both channels.

AC-coupling cutoff (-3 dB) <sup>5</sup>	12 Hz
---	-------

Figure 2. Frequency Response, 50 Ω, 1 V<sub>pk-pk</sub> Input Range, Measured



## Spectral Characteristics

### 1 MΩ Spectral Performance<sup>6</sup>

Table 6. Spurious-Free Dynamic Range (SFDR)

Input Range (V <sub>pk-pk</sub> )	SFDR
0.2 V	70 dBc
1 V and 6 V	65 dBc

Table 7. Total Harmonic Distortion (THD)

Input Range (V <sub>pk-pk</sub> )	THD
0.05 V	-72 dBc
0.2 V	-75 dBc
1 V	-65 dBc
6 V	-68 dBc

5. AC coupling available on 1 MΩ input only.

6. -1 dBFS input signal. Includes the second through the fifth harmonics. 24 MHz bandwidth filter enabled.



Table 8. Signal to Noise and Distortion (SINAD)

Input Range ( $V_{pk-pk}$ )	SINAD
0.05 V	50 dB
0.2 V	59 dB
1 V	61 dB
6 V	59 dB

### 1 M $\Omega$ Noise

Table 9. 1 M $\Omega$  RMS Noise<sup>[7]</sup>

Input Range ( $V_{pk-pk}$ )	Full Bandwidth	24 MHz Filter Enabled
0.05 V	0.18% of FS (90 $\mu$ V)	0.12% of FS (60 $\mu$ V)
0.2 V	0.060% of FS (120 $\mu$ V)	0.036% of FS (72 $\mu$ V)
1 V	0.03% of FS (300 $\mu$ V)	0.03% of FS (300 $\mu$ V)
6 V	0.055% of FS (3.3 mV)	0.036% of FS (2.16 mV)
30 V	0.03% of FS (9 mV)	0.03% of FS (9 mV) <sup>7</sup>

### 50 $\Omega$ Spectral Performance

Table 10. Spurious-Free Dynamic Range (SFDR)<sup>8[8]</sup>

Input Range ( $V_{pk-pk}$ )	SFDR
0.2 V	72 dBc
1 V and 6 V	72 dBc

Table 11. Total Harmonic Distortion (THD)<sup>[8]</sup>

Input Range ( $V_{pk-pk}$ )	THD
All	-75 dBc

7. Verified using a 50  $\Omega$  terminator connected to input.

8. -1 dBFS input signal. Includes the second through the fifth harmonics. 24 MHz bandwidth filter enabled.

Table 12. Signal to Noise and Distortion (SINAD)<sup>[8]</sup>

Input Range (V <sub>pk-pk</sub> )	SINAD
0.05 V	59 dB
0.2 V to 6 V	62 dB

Figure 3. PXIe-5105 Dynamic Performance, 50 Ω, 1 V<sub>pk-pk</sub>, with 24 MHz Filter Enabled, Measured





Figure 4. PXIe-5105 Spectral Noise Density, 50 Ω, 0.05 V<sub>pk-pk</sub>, with Anti-Alias Filter Enabled, Nominal



50 Ω Noise

Table 13. 50 Ω RMS Noise<sup>[9]</sup>

Input Range (V <sub>pk-pk</sub> )	Full Bandwidth	24 MHz Filter Enabled
0.05 V	0.08% of FS (40 μV)	0.038% of FS (19 μV)
0.2 V	0.04% of FS (80 μV)	0.028% of FS (56 μV)

Input Range ( $V_{pk-pk}$ )	Full Bandwidth	24 MHz Filter Enabled
1 V	0.03% of FS (300 $\mu$ V)	0.029% of FS (290 $\mu$ V)
6 V	0.03% of FS (1.8 mV)	0.028% of FS (1.68 mV) <sup>9</sup>

## Skew

Channel-to-channel skew <sup>10</sup>	
24 MHz bandwidth filter disabled	$\leq 500$ ps
24 MHz bandwidth filter enabled	$\leq 600$ ps

## Horizontal Sample Clock

Sources	
Internal	Onboard clock (internal VCXO) <sup>11</sup>
External	PFI 1 PXI Star
External frequency range	4 MHz to 65 MHz
Exporting <sup>12</sup>	
Destination	PFI 1

9. Verified using a 50  $\Omega$  terminator connected to input.

10. 10 MHz sine input signal.

11. Internal Sample clock is locked to the Reference clock or derived from the onboard VCXO.

Maximum frequency	65 MHz
-------------------	--------

### Onboard Clock (Internal VCXO)

Real-time sample rate range <sup>13</sup>	915.5 S/s to 60 MS/s
Timebase frequency	60 MHz
<b>Timebase accuracy</b>	
Not phase-locked to Reference clock	±25 ppm, warranted
Phase-locked to Reference clock	Equal to the Reference clock accuracy
Sample clock delay range	±1 Sample clock period
Sample clock delay resolution	<10 ps

### External Sample Clock

Sources	PFI 1 PXI Star
Frequency range <sup>14</sup>	4 MHz to 65 MHz

12. You cannot export a decimated Sample clock signal.

13. Divide by n decimation used for all rates less than 60 MS/s. For more information about the Sample clock and decimation, refer to the [NI High-Speed Digitizers Help](#).

14. Divide by n decimation available where  $1 \leq n \leq 65,535$ . For more information about the Sample clock

Duty cycle tolerance	45% to 55%
----------------------	------------

## Phase-Locked Loop (PLL) Reference Clock

Sources	PXI_CLK10 (backplane connector) PFI 1 (front panel SMB connector)
Frequency range <sup>15</sup>	5 MHz to 20 MHz in 1 MHz increments
Duty cycle tolerance	45% to 55%
Exported Reference clock destination	PFI 1

## Triggers

### Reference (Stop) Trigger

Supported trigger	Reference (stop) trigger
Trigger types	Edge Window Hysteresis Digital

and decimation, refer to the [NI High-Speed Digitizers Help](#).

15. Default of 10 MHz. The PLL Reference clock frequency must be accurate to  $\pm 50$  ppm.

	Immediate Software
Trigger sources	CH 0 to CH 7 PFI 1 PXI_Trig <0..6> Software
Time resolution	Sample clock timebase period
<b>Minimum rearm time<sup>16</sup></b>	
Internal Onboard clock	2.4 $\mu$ s
External Sample clock	144 $\times$ External clock period
Holdoff	From rearm time up to $[(2^{32} - 1) \times \text{Sample clock timebase period}]$
Delay	From 0 up to $[(2^{32} - 1) - \text{Requested posttrigger samples}] \times (1/\text{Actual sample rate})$ , in seconds

### Related information:

- [Refer to the NI High-Speed Digitizers Help for more information about which trigger sources are available for each trigger type.](#)

16. Holdoff set to 0. Onboard Sample clock at maximum rate.

## Analog Trigger

Trigger types	Edge Window Hysteresis
Sources	CH 0 to CH 7 (front panel SMB connectors)
Trigger level range	100% FS
Edge trigger sensitivity	2% FS
Trigger jitter	Sample clock timebase period

## Digital Trigger

Trigger type	Digital
Sources	PFI 1 (front panel SMB connector) PXI_TRIG <0..6> (backplane connector)

## Programmable Function Interface

Connector	PFI 1 (front panel SMB connector)
-----------	-----------------------------------

Direction	Bidirectional
Coupling	AC DC

## As a Sample Clock or Reference Clock

Input voltage range	
Sine wave	0.65 V <sub>pk-pk</sub> to 2.8 V <sub>pk-pk</sub> (0 dBm to 13 dBm)
Square wave	0.2 V <sub>pk-pk</sub> to 2.8 V <sub>pk-pk</sub>
Maximum input overload	7 V <sub>rms</sub> with  Peaks  ≤ 10 V
Input impedance	50 Ω
Coupling	AC

## As an Input (Digital Trigger)

Destinations	Start trigger (acquisition arm) Reference (stop) trigger Arm Reference trigger Advance trigger
--------------	---



Input impedance	150 k $\Omega$ , nominal
$V_{IH}$	2.0 V
$V_{IL}$	0.8 V
Maximum input overload	-0.5 V, 5.5 V
Maximum frequency	65 MHz

## As an Output

Sources	Start trigger (acquisition arm) Reference (stop) trigger End of record Done (end of acquisition) Sample clock timebase Reference clock
Output impedance	50 $\Omega$
Logic type	3.3 V CMOS
Maximum drive current	$\pm 24$ mA

## Waveform Specifications

Onboard memory size options <sup>17</sup>	16 MB
	128 MB
	512 MB
Minimum record length	1 sample
<b>Number of samples<sup>18</sup></b>	
Pretrigger	Zero up to full record length
Posttrigger	Zero up to full record length
Allocated onboard memory per record <sup>19</sup>	$[(\text{Record length in samples} \times 2 \text{ bytes/sample} \times \text{number of enabled channels}) + 480]$ rounded up to the nearest 256 bytes

## Calibration

### External Calibration

External calibration calibrates the onboard references used in self-calibration and the external trigger levels. All calibration constants are stored in nonvolatile memory.

### Self-Calibration

Self-calibration is done on software command. The calibration corrects for gain, offset, triggering, and timing errors for all input ranges.

17. Onboard memory is shared between all enabled channels.

18. Single-record and multirecord acquisitions.

19. The maximum number of records is 100,000.

## Calibration Specifications

Interval for external calibration	2 years
Warm-up time <sup>20</sup>	15 minutes

## Software

### Driver Software

Driver support for this device was first available in NI-SCOPE14.1.

NI-SCOPE is an IVI-compliant driver that allows you to configure, control, and calibrate the PXIe-5105. NI-SCOPE provides application programming interfaces for many development environments.

### Application Software

NI-SCOPE provides programming interfaces, documentation, and examples for the following application development environments:

- LabVIEW
- LabWindows™/CVI™
- Measurement Studio
- Microsoft Visual C/C++
- .NET (C# and VB.NET)

### Interactive Soft Front Panel and Configuration

When you install NI-SCOPE on a 64-bit system, you can monitor, control, and record measurements from the PXIe-5105 using InstrumentStudio.

InstrumentStudio is a software-based front panel application that allows you to

20. Warm-up time begins after the NI-SCOPE driver is loaded. Unless manually disabled, the NI-SCOPE driver automatically loads with the operating system and enables the module.

perform interactive measurements on several different device types in a single program.



**Note** InstrumentStudio is supported only on 64-bit systems. If you are using a 32-bit system, use the NI-SCOPE-specific soft front panel instead of InstrumentStudio.

Interactive control of the PXIe-5105 was first available via InstrumentStudio in NI-SCOPE18.0 and via the NI-SCOPE SFP in NI-SCOPE14.1. InstrumentStudio and the NI-SCOPE SFP are included on the NI-SCOPE media.

NI Measurement & Automation Explorer (MAX) also provides interactive configuration and test tools for the PXIe-5105. MAX is included on the driver media.

## TClk Specifications

You can use the NI TClk synchronization method and the NI-TClk driver to align the Sample clocks on any number of supported devices, in one or more chassis. For more information about TClk synchronization, refer to the ***NI-TClk Synchronization Help***, which is located within the ***NI High-Speed Digitizers Help***. For other configurations, including multichassis systems, contact NI Technical Support at [ni.com/support](http://ni.com/support).

### Intermodule SMC Synchronization Using NI-TClk for Identical Modules

Specifications are valid for modules installed in one NI PXI-1042 chassis. These specifications do not apply to PCI modules. Specifications are valid under the following conditions:

- All parameters are set to identical values for each SMC-based module.
- Sample clock set to 60 MS/s.
- All filters are disabled.



**Note** Although you can use NI-TClk to synchronize non-identical modules, these specifications apply only to synchronizing identical modules.

Skew <sup>21</sup>	500 ps
Average skew after manual adjustment <sup>22</sup>	<10 ps
Sample clock adjustment resolution	<10 ps

## Power

Current draw	
+3.3 V DC	1.5 A
+12 V DC	1.5 A
Total power	23 W

## Physical


### Dimensions and Weight

Dimensions	21.4 cm × 2.0 cm × 13.0 cm (8.43 in. × 0.8 in. × 5.1 in.)
Weight	520 g (18.3 oz)

21. Caused by clock and analog path delay differences. No manual adjustment performed.

22. For more information about manual adjustment, refer to the ***Synchronization Repeatability Optimization*** topic in the ***NI-TClk Synchronization Help***.

Figure 5. PXIe-5105



Front Panel Connectors

Table 14. PXIe-5105 Front Panel Connectors

Label	Connector Type	Description
CH 0—CH 7	SMB jack	Analog input connection; digitizes data and triggers acquisitions.
PFI 1		PFI line for trigger input/output, External clock in, Reference clock input/output, and timebase out.

Environment

Maximum altitude	2,000 m (800 mbar) (at 25 °C ambient temperature)
Pollution Degree	2

Indoor use only.

Operating Environment

Ambient temperature range	0 °C to 55 °C
---------------------------	---------------

Relative humidity range	10% to 90%, noncondensing
-------------------------	---------------------------

## Storage Environment

Ambient temperature range	-40 °C to 71 °C
Relative humidity range	5% to 95%, noncondensing

## Shock and Vibration

Operating shock	30 g peak, half-sine, 11 ms pulse
<b>Random vibration</b>	
Operating	5 Hz to 500 Hz, 0.3 g <sub>rms</sub>
Nonoperating	5 Hz to 500 Hz, 2.4 g <sub>rms</sub>

## Compliance and Certifications

### Safety Compliance Standards

This product is designed to meet the requirements of the following electrical equipment safety standards for measurement, control, and laboratory use:

- IEC 61010-1, EN 61010-1
- UL 61010-1, CSA C22.2 No. 61010-1



**Note** For safety certifications, refer to the product label or the [Product Certifications and Declarations](#) section.

## Electromagnetic Compatibility

This product meets the requirements of the following EMC standards for electrical equipment for measurement, control, and laboratory use:

- EN 61326-1 (IEC 61326-1): Class A emissions; Basic immunity
- EN 55011 (CISPR 11): Group 1, Class A emissions
- EN 55022 (CISPR 22): Class A emissions
- EN 55024 (CISPR 24): Immunity
- AS/NZS CISPR 11: Group 1, Class A emissions
- AS/NZS CISPR 22: Class A emissions
- FCC 47 CFR Part 15B: Class A emissions
- ICES-001: Class A emissions



**Note** In the United States (per FCC 47 CFR), Class A equipment is intended for use in commercial, light-industrial, and heavy-industrial locations. In Europe, Canada, Australia, and New Zealand (per CISPR 11), Class A equipment is intended for use only in heavy-industrial locations.



**Note** Group 1 equipment (per CISPR 11) is any industrial, scientific, or medical equipment that does not intentionally generate radio frequency energy for the treatment of material or inspection/analysis purposes.



**Note** For EMC declarations, certifications, and additional information, refer to the [Product Certifications and Declarations](#) section.

## Product Certifications and Declarations

Refer to the product Declaration of Conformity (DoC) for additional regulatory compliance information. To obtain product certifications and the DoC for NI products, visit [ni.com/product-certifications](https://ni.com/product-certifications), search by model number, and click the appropriate link.




## Environmental Management


NI is committed to designing and manufacturing products in an environmentally responsible manner. NI recognizes that eliminating certain hazardous substances from our products is beneficial to the environment and to NI customers.

For additional environmental information, refer to the ***Engineering a Healthy Planet*** web page at [ni.com/environment](https://ni.com/environment). This page contains the environmental regulations and directives with which NI complies, as well as other environmental information not included in this document.

### EU and UK Customers

-  **Waste Electrical and Electronic Equipment (WEEE)**—At the end of the product life cycle, all NI products must be disposed of according to local laws and regulations. For more information about how to recycle NI products in your region, visit [ni.com/environment/weee](https://ni.com/environment/weee).

### 电子信息产品污染控制管理办法（中国RoHS）

-  **中国RoHS**—NI符合中国电子信息产品中限制使用某些有害物质指令 (RoHS)。关于NI中国RoHS合规性信息，请登录 [ni.com/environment/rohs\\_china](https://ni.com/environment/rohs_china)。(For information about China RoHS compliance, go to [ni.com/environment/rohs\\_china](https://ni.com/environment/rohs_china).)